

Introduction to GPU Programming

Olaf Kaczmarek University of Bielefeld

using CUDA

STRONGnet Summerschool 2011 ZIF Bielefeld 20.06.2011

Literature: see /home/gpu/doc for CUDA documentation or http://developer.nvidia.com Acknowledgement: most figures and infos are taken from NVIDIA documentation Graphics Processing Unit: rendering of polygons, shading, texturing
 That is fun if you like fancy games!

What is more important for us:

GPGPU: General Purpose Computing on Graphics Processing Units



- Lots of computing cores with a simpler architecture than cpu cores
- High memory bandwidth > 100GB/s on global device memory
- Cheap (at least the consumer cards)

Theoretical performance and bandwidth – GPU vs CPU

• Limitation in Lattice QCD code is usually bandwidth not computations

e.g. Wilson fermion matrix*vector: 1320 flops/site, 1440 bytes/site (32bit)





Wilson fermion matrix*vector $24^3 \times N_t$

Staggered fermion matrix*vector

SU(3) matrix stored as 8/12 floats

GF = temporal gauge fixing

[M.A.Clark et al., arXiv:0911.3191]

SU(3) matrix stored as 18 floats

Compared to Intel single core

[Bielefeld GPU Group]

GPUs are accelerator cards connected via the PCI-bus

all data needs to be transferred from Host to Device via the bus

You still need a PC and a CPU that is controlling the program

hybrid programming Ansatz

• Mainly two companies on the market:

NVIDIA AMD/ATI

- You'll have to rely on their business strategy
- Not a long tradition in high performance computing

programming extensions and tools are still being developed

• Most of the hardware details are not known

sometimes it is a black box and one has to rely on their documentation

I will only discuss NVIDIA GPUs and CUDA

Compute Unified Device Architecture

- Extension to C programming language (partly also C++ functionality)
- Host functions to access GPU device from the host, e.g. memcpy, kernel calls
- Thread based model and easy multi-threading for utilizing the multiprocessors
- Hiding latency in memory access with overlapping computations:



✓ Thread: concurrent code executed on the CUDA device (in parallel with others) a thread is the unit of parallelism in CUDA → SIMT

✓ Warp: a group of threads executed *physically* in parallel (SIMD)

Thread Block: a group of threads that are executed together and can share memory on the same multiprocessor

 Grid: a group of thread blocks that are executed *logically* in parallel on all available multiprocessor of the CUDA device

✓ Device: GPU Host: CPU SM: Streaming Multiprocessor





Registers and shared memory

fastest !!! (latency 1 cycle)

Device Memory:

150-200 GB/s but shared by all processors (latency several 100 cycles)

Transfer from and to host

Memory	Location on/off chip	Cached	Access	Scope	Lifetime
Register	On	n/a	R/W	1 thread	Thread
Local	off	t	R/W	1 thread	Thread
Shared	On	n/a	R/W	All threads in block	Block
Global	Off	t	R/W	All threads + host	Host allocation
Constant	Off	Yes	R	All threads + host	Host allocation
Texture	Off	Yes	R	All threads + host	Host allocation

with 3 GB/s a bottleneck

 Lifetime of shared mem only within a block!

Communication between all threads only via Global Memory!

*Cached only on devices of compute capability 2.x.

Additional Cache on new GPU models

Memory Layout (GT200 architecture)



Registers and shared memory

fastest !!! (latency 1 cycle)

Device Memory:

150-200 GB/s but shared by all processors (latency several 100 cycles)

Transfer from and to host

with <mark>3</mark>	GB/s	a bo	ottler	neck
---------------------	------	------	--------	------

 Lifetime of shared mem only within a block!

Communication between all threads only via Global Memory!

Memory	Location on/off chip	Cached	Access	Scope	Lifetime
Register	On	n/a	R/W	1 thread	Thread
Local	off	t	R/W	1 thread	Thread
Shared	On	n/a	R/W	All threads in block	Block
Global	Off	Ť	R/W	All threads + host	Host allocation
Constant	Off	Yes	R	All threads + host	Host allocation
Texture	Off	Yes	R	All threads + host	Host allocation

*Cached only on devices of compute capability 2.x.

Additional Cache on new GPU models

- 32 core per SM and up to 16 SMs on one GPU
- 16 Load/Store Units
- -> 16 Threads can access memory simultaneous
- Four Special Function Units (sin, cos, sqrt,...)
- Large (shared) Register File
- Dual Warp+Instruction Scheduler
- ECC Memory Support on Tesla
- 64kB configurable shared memory + L1 cache

either 48kB +16kB or 16kB + 48kB

- 515 Gflops double precision (Tesla M2050)
- 1.03 Tflops single precision (Tesla M2050)



Fermi Streaming Multiprocessor (SM)



User can decide on the size of Shared Memory vs. L1 Cache



CUDA basics – memory allocation

- Data needed on the device has to be copied from host
- CUDA provides routines to manage the data transfer host <-> device
- Allocation of memory on the device (in device memory):

```
cudaError_t cudaMalloc(void ** devPtr, size_t size)
```

cudaError_t cudaFree(void * devPtr)



CUDA basics – copy data to and from device

- the host process is controlling data transfers
- kernels can only operate on device memory
- copy data between host and device:

```
cudaError_t cudaMemcpy (void *dst, void *src, size_t count, type_of transfer)
```

(cudaMemcpyHostToDevice / cudaMemcpyDeviceToHost)

Example:

cudaMemcpy (d_A, h_a, size, cudaMemcpyHostToDevice);
..... (do some calculations with d_A on the device)
cudaMemcpy (h_a, d_a, size, cudaMemcpyDeviceToHost);

- device kernel code is defined using __global__ declaration specifier
- device functions are defined using <u>device</u> (host functions using <u>host</u>)
- kernels are called by the host but operate on the device
- each kernel has a unique thread ID (see next page)
- all data used by the kernel must be on the device

i.e. A[] and B[] are arrays in the global device memory

Example:

```
// Kernel definition - Device code
__global__ vecAdd (const float* A, const float *B, float *C, int N)
{
    int i = blockDim.x * blockIdx.x + threadIdx.x;
    if (i<N)
        C[i] = A[i] + B[i];
}</pre>
```

CUDA basics – Thread Hierarchy

- each thread has a unique thread ID (inside a block)
- threadIdx is 3-component vector

either one-, two-, or three-dimensional

- maximal number of threads per block: 1024
 - large number optimal for performance
 - they share registers and shared memory
 - 64 or 128 threads usually good balance

unique ID:

blockID.x * blockDim.x + threadId.x



vecAdd <<< numBlocks, threadsPerBlock >>> (A,B,C,N)



CUDA basics – Program flow Host+Device

- control flow of the program is managed by serial code on the host
- the *heavy* calculations are performed on the device
- continuous switching between host+device
- synchronization between kernels important

C Program Sequential Execution						
Serial code	Host					
Parallel kernel	Device					
Kernel0<<<>>>()	Grid 0					
	Block (0, 0) Block (1, 0) Block (2, 0) Block (0, 1) Block (1, 1) Block (2, 1)					
Serial code	Host					
Percellel hernel	Device					
Kernel1<<<>>>()	Grid 1					
	Block (0, 0) Block (1, 0)					
	Block (0, 1)					
	Block (0, 2)					

CUDA basics – example Vector Addition



CUDA basics – example Vector Addition

```
// Variables
                                                                                 // Free device memory
float* h A:
                                                                                 cudaFree(d A);
float* h B:
                                                                                 cudaFree(dB);
float* h C;
                                                                                 cudaFree(d C);
float* d A
float* d B;
                                                                                 // Free host memory
float* d C;
                                                                                 free(h A);
                                                                                 free (h B) ;
// Device code
                                                                                 free (h C);
global void VecAdd(const float* A, const float* B, float* C, int N)
   int i = blockDim.x * blockIdx.x + threadIdx.x;
   if (i < N)</pre>
                                                                             // Allocates an array with random float entries.
       C[i] = A[i] + B[i];
                                                                             void RandomInit(float* data, int n)
                                                                                 for (int i = 0; i < n; ++i)</pre>
                                                                                     data[i] = rand() / (float)RAND MAX;
int main(int argc, char** argv)
   int N = 5000000;
   size t size = N * sizeof(float);
   // Allocate input vectors h A and h B in host memory
   h A = (float*)malloc(size);
   h B = (float*)malloc(size);
   h C = (float*)malloc(size);
    // Initialize input vectors
   RandomInit(h A, N);
   RandomInit(h B, N);
   // Allocate vectors in device memory
   cudaMalloc((void**)&d A, size);
   cudaMalloc((void**)&d B, size);
   cudaMalloc((void**)&d C, size);
    // Copy vectors from host memory to device memory
   cudaMemopy(d A, h A, size, cudaMemopyHostToDevice);
   cudaMemopy(d B, h B, size, cudaMemopyHostToDevice);
   // Invoke kernel
    int threadsPerBlock = 256;
    int blocksPerGrid = (N + threadsPerBlock - 1) / threadsPerBlock;
   VecAdd<<<br/>blocksPerGrid, threadsPerBlock>>> (d A, d B, d C, N);
    // Copy result from device memory to host memory
    // h C contains the result in host memory
   cudaMemopy(h_C, d_C, size, cudaMemopyDeviceToHost);
    // Verify result
    for (int i = 0; i < N; ++i)</pre>
       float sum = h A[i] + h B[i];
        if (fabs(h C[i] - sum) > 1e-5)
            printf ("Error in line: %dn", i);
            break;
```

CUDA basics – Error handling

- most cuda functions return an error code cudaError_t
- return value on successful execution is cudaSuccess
- cudaError_t cudaGetLastError();

returns last error from previous execution

• use simpler interface from 'cuda_utils.h'

cu_safecall(x); call x and abort program in case of an error

e.g. cu_safecall(cudaMalloc(....));

cu_safecall_kernel(x); starts kernel x and check for errors

e.g. cu_safecall_kernel((my_kernel<<<...>>>(..)));



• Fast data access:

register or shared memory

and constant+texture memory

only threads in a block can communicate

using shared memory

Slow data access:

global device memory

- all threads can access all global memory
- but threads are usually not synchronized
- no control on the order of execution

> Tipp: reduce multiple access to global memory, use shared memory if possible

 variables declared inside device functions reside in register or global memory local variables per thread

if no more registers available moved to local memory

(=device memory=slow!!!)

- variables declared as <u>constant</u> (global) are readable by all threads
- variables declared as __shared__ reside in shared memory (fast!!!)
 local per block → most efficient memory access in a block of threads as fast as registers (only problem: bank conflicts)
 - → used as buffer if data used more than once
 - \rightarrow fast exchange of data between threads in the same block

Example:

```
__global__ kernel (const float* A, int N){
    __shared__ float data [size];
    .......
}
```

CUDA – optimizing global memory access

coalesced access:

memory access of threads in a warp

can be combined

into one memory transaction

- cache line size on fermi architecture
 - = 128 bytes (similar behavior as above)
- data should be aligned and sequentially accessed
 - \rightarrow minimal number of memory transactions

Aligned and sequential								
Addresses:	96	128	160	192	224	256	288	
		ttt:	********	***** *	11 1111 111	tt ††		
Threads:		0				31		
Compute	e capabi	lity: 1	1.0 and 1.1	1.2	and 1.3	2.0	D	
Memory tr	ons:	Uncached			Cached			
		1 x 1 x	64B at 128 64B at 192	1 x 6 1 x 6	4B at 128 4B at 192	1 x 1288	at 128	



Misaligned and sequential							
Addresses:	96	128	8 160 192 224			256 288	
Threads:		,111	11111111		,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	///// 31	
Compute capability:		lity: 1	1.0 and 1.1 1.2 and 1.3		2.0		
Memory transactions:		ons:	Uncached			Cached	
		8 x 8 x 8 x 8 x 8 x	32B at 128 32B at 160 32B at 192 32B at 224	1 x 12 1 x 6 1 x 3	8 B at 128 4B at 192 2B at 256	1 x 1288 1 x 1288	at 128 at 256

Figure G-1. Examples of Global Memory Accesses by a Warp, 4-Byte Word per Thread, and Associated Memory Transactions Based on Compute Capability

CUDA – optimizing shared memory access



Left: Linear addressing with a stride of one 32-bit word (no bank conflict). Middle: Linear addressing with a stride of two 32-bit words (2-way bank conflicts). Right: Linear addressing with a stride of three 32-bit words (no bank conflict).

Figure F-2 Examples of Strided Shared Memory Accesses for Devices of Compute Capability 2.x



Left: Conflict-free access via random permutation.

Middle: Conflict-free access since threads 3, 4, 6, 7, and 9 access the same word within bank 5. Right: Conflict-free broadcast access (all threads access the same word).

Figure F-3 Examples of Irregular and Colliding Shared Memory Accesses for Devices of Compute Capability 2.x split your code into small threads

usually computation of one lattice site per thread

optimize memory access: coalesced access



- reduce register pressure by using shared memory
- increase flops/bytes, i.e. reduce memory access

use SU(3) reconstruction, e.g. just store 2 rows = 12 floats

Exercises: Bielefeld GPU System



use the program 'vectorAdd.cu'

- compile: nvcc –O3 –o vector_Add vector_Add.cu
- vary the number of threads per block and plot the kernel runtimes

what is the optimal number of threads per block?

- estimate the memory bandwidth and flops for the optimal parameters
- use an offset in the array indices,
 - i.e. store data in A[offset]... A[N+offset-1] and calculate A[i+offset]+B[i+offset]

for which values of offset do you observe coalesced access?

• reduce the number of threads by calculating more than 1 sum per tread

Write a program to compute the scalar product of two vectors

- step1 : use one kernel to compute the product A[i]*B[i] for all i
- step2 : use one kernel for partial sums inside thread blocks (optimization: use shared memory for the partial sums)
- step3 : reduce the partial sums for the final result

Note:

- separate kernels required as steps depend on previous results
- synchronization important between the steps
 - cudaThreadSynchronize(); between kernels
 - ____syncthreads(); inside kernel to sync in a block
- intermediate results must be written to global memory
- see /home/gpu/reduction.pdf
- see 'cuda_reduce.hpp' (taken from CUDA SDK)

(Advanced) Exercise 3 – Matrix multiplication

Write a program to compute C=A*B with A,B being NxN matrices

• step1 : each thread computes C_{ij} = $\sum_{\kappa} A_{ik} \times B_{kj}$

note: each element is read N times from global memory

- step2 : each block calculates a MxM subregion of C
- step3 : optimization: read MxM subregion of A and B to shared memory and do the computation only using shared memory

- compare the kernel runtime of the 3 versions
- compare step2 and 3 on different architecture Is shared memory still faster than the cache architecture of Fermi?



Figure 3-2. Matrix Multiplication with Shared Memory

Photos from the Canoe Excursion online: http://www2.physik.uni-bielefeld.de/strongnet2011.html

